Skip to content
flowss
Start freeChecking your session
Digital logic (gates / K-map / truth table) templates

Physics — Logic: 4-to-1 multiplexer (core)

Four AND gates feeding an OR — the heart of a 4:1 mux.

Digital logic (gates / K-map / truth table)Chemistry & PhysicsDigital logic (gates / K-map / truth table) syntax docs
Template previewDigital logic (gates / K-map / truth table)
4-to-1 multiplexer (data path)D0D1D2D3G0G1G2G3G4YEvaluated: 4 inputs, 1 output, 16 rows. 4 things are probably not what was meant.`G0` is a AND with one wire into it, from `D0`. A one-input AND is a buffer, and the figure still draws the two-inpu…`G1` is a AND with one wire into it, from `D1`. A one-input AND is a buffer, and the figure still draws the two-inpu…`G2` is a AND with one wire into it, from `D2`. A one-input AND is a buffer, and the figure still draws the two-inpu…`G3` is a AND with one wire into it, from `D3`. A one-input AND is a buffer, and the figure still draws the two-inpu…Y = D0 + D1 + D2 + D3

Make it your own.

title "4-to-1 multiplexer (data path)"
type gates
input D0 at (0,0)
input D1 at (0,2)
input D2 at (0,4)
input D3 at (0,6)
gate AND G0 at (3,0)
gate AND G1 at (3,2)
gate AND G2 at (3,4)
gate AND G3 at (3,6)
gate OR G4 at (6,3)
output Y at (9,3)
wire D0 G0
wire D1 G1
wire D2 G2
wire D3 G3
wire G0 G4
wire G1 G4
wire G2 G4
wire G3 G4
wire G4 Y